


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: PSEMTHR24EVM081	Designed for: Public Release	Mod. Date: 4/5/2019
TID #: TIDA-06026	Project Title: PSE mother board	
Number: PSIL081	Rev: A	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: 001	Sheet: 2 of 5
Drawn By: P.Xu	File: PSIL081A_SH2_SchDoc	Size: C
Engineer: P.Xu	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	




© Texas Instruments 2018




PORT 1 LOWER A




PORT 3 LOWER A




PORT 5 LOWER A







PORT 7 UPPER A




PORT 9 UPPER A




PORT 11 UPPER A




PORT 2 LOWER A




PORT 4 LOWER A




PORT 6 LOWER A




PORT 8 UPPER A




PORT 10 UPPER A




PORT 12 UPPER A




PORT 13 LOWER B




PORT 15 LOWER B




PORT 17 LOWER B







PORT 19 UPPER B




PORT 21 UPPER B




PORT 23 UPPER B





PORT 14 LOWER B




PORT 16 LOWER B




PORT 18 LOWER B



PORT 20 UPPER B



PORT 22 UPPER B



PORT 24 UPPER B

